High-Current-Density Vertical-Tunneling Transistors from Graphene/Highly Doped Silicon Heterostructures.
basic_science · Level V
Where this comes from
- Record sourced from PubMed, PMID 27038143.
- Also identified by DOI 10.1002/adma.201506173.
- No licence information is recorded for this record.
- Because redistribution is not established, this page shows the abstract only. Follow the links below for the full text.
Abstract
Scalable fabrication of vertical-tunneling transistors is presented based on heterostructures formed between graphene, highly doped silicon, and its native oxide. Benefiting from the large density of states of highly doped silicon, the tunneling transistors can deliver a current density over 20 A cm(-2) . This study demonstrates that the interfacial native oxide plays a crucial role in governing the carrier transport in graphene-silicon heterostructures.