Steep-Slope WSe<sub>2</sub> Negative Capacitance Field-Effect Transistor.
basic_science · Level V
Where this comes from
- Record sourced from PubMed, PMID 29733598.
- Also identified by DOI 10.1021/acs.nanolett.8b00816.
- No licence information is recorded for this record.
- Because redistribution is not established, this page shows the abstract only. Follow the links below for the full text.
Abstract
P-type two-dimensional steep-slope negative capacitance field-effect transistors are demonstrated for the first time with WSe<sub>2</sub> as channel material and ferroelectric hafnium zirconium oxide in gate dielectric stack. F4-TCNQ is used as p-type dopant to suppress electron leakage current and to reduce Schottky barrier width for holes. WSe<sub>2</sub> negative capacitance field-effect transistors with and without internal metal gate structures and the internal field-effect transistors are compared and studied. Significant SS reduction is observed in WSe<sub>2</sub> negative capacitance field-effect transistors by inserting the ferroelectric hafnium zirconium oxide layer, suggesting the existence of internal amplification (∼10) due to the negative capacitance effect. Subthreshold slope less than 60 mV/dec (as low as 14.4 mV/dec) at room temperature is obtained for both forward and reverse gate voltage sweeps. Negative differential resistance is observed at room temperature on WSe<sub>2</sub> negative capacitance field-effect-transistors as the result of negative capacitance induced negative drain-induced-barrier-lowering effect.