Dual-Gate All-Electrical Valleytronic Transistors.
basic_science · Level V
Where this comes from
- Record sourced from PubMed, PMID 36594477.
- Also identified by DOI 10.1021/acs.nanolett.2c03947.
- No licence information is recorded for this record.
- Because redistribution is not established, this page shows the abstract only. Follow the links below for the full text.
Abstract
The development of integrated circuits (ICs) based on a complementary metal-oxide-semiconductor through transistor scaling has reached the technology bottleneck; thus, alternative approaches from new physical mechanisms are highly demanded. Valleytronics in two-dimensional (2D) material systems has recently emerged as a strong candidate, which utilizes the valley degree of freedom to process information for electronic applications. However, for all-electrical valleytronic transistors, very low room-temperature "valley on-off" ratios (around 10) have been reported so far, which seriously limits their practical applications. In this work, we successfully illustrated both n- and p-type valleytronic transistor performances in monolayer MoS<sub>2</sub> and WSe<sub>2</sub> devices, with measured "valley on-off" ratios improved up to 3 orders of magnitude greater compared to previous reports. Our work shows a promising way for the electrically controllable manipulation of valley degree of freedom toward practical device applications.