Low Contact Resistance WSe<sub>2</sub> <i>p</i>-Type Transistors with Highly Stable, CMOS-Compatible Dopants.
basic_science · Level V
Where this comes from
- Record sourced from PubMed, PMID 39423318.
- Also identified by DOI 10.1021/acs.nanolett.4c02948.
- No licence information is recorded for this record.
- Because redistribution is not established, this page shows the abstract only. Follow the links below for the full text.
Abstract
High contact resistance has been a bottleneck in developing high-performance transition-metal dichalcogenide (TMD) based <i>p</i>-type transistors. We report degenerately doped few-layer WSe<sub>2</sub> transistors with contact resistance as low as 0.23 ± 0.07 kΩ·μm per contact by using platinum(IV) chloride (PtCl<sub>4</sub>) as the <i>p</i>-type dopant, which is composed of ions compatible with the complementary metal-oxide-semiconductor (CMOS) fabrication process. Top-gated devices with a gate length of 200 nm showed good switching behaviors, implying that the dopant diffusion into the gate stack is not significant. The devices showed nearly identical performance after being kept in air for 86 days without any encapsulation while retaining the degenerately doped states at 78 K with pressure lower than 10<sup>-5</sup> Torr, highlighting the stability of the dopants. The presented method sets forth the availability of highly stable methods for pattern doping the transistors with a thinned Schottky barrier width for low contact resistance devices.