Wafer-scale high-κ HfO<sub>2</sub> dielectric films with sub-5-Å equivalent oxide thickness for 2D MoS<sub>2</sub> transistors.
basic_science · Level V
Where this comes from
- Record sourced from PubMed, PMID 41559103.
- Also identified by DOI 10.1038/s41467-026-68584-0 and PMC identifier 12923560.
- Licence recorded as CC BY-NC-ND.
- Because redistribution is not established, this page shows the abstract only. Follow the links below for the full text.
Abstract
High-κ gate dielectrics are indispensable in modern transistor technology and play a pivotal role in efficient capacitive gating and suppression of leakage currents. However, the realization of industry-compatible high-κ gate dielectrics at a sub-5-Å equivalent oxide thickness (EOT) remains challenging. Here we report the realization of 1.3-nm thick hafnium oxide (HfO<sub>2</sub>) dielectrics via an industry-compatible multiple oxidation atomic layer deposition process at 200 °C. A low EOT down to 2.5 Å is demonstrated for 1.3-nm thick HfO<sub>2</sub> dielectrics on metal gates with a low leakage current of 10<sup>-6</sup> A/cm<sup>2</sup> and a robust breakdown electric field of ~22.3 MV/cm. Remarkably, such low EOT high-κ/metal gates can be directly implanted into emerging two-dimensional (2D) transistors and low-power logic circuits on 8-inch wafer scale to showcase their potentials. The as-fabricated molybdenum disulfide (MoS<sub>2</sub>) transistors exhibit a large on-state current density of 260 µA/µm at source-drain bias of 0.5 V, a high on/off ratio of 10<sup>8</sup>, an average subthreshold slope (SS) of 75 mV/dec, and small capacitance equivalent thickness (CET) values of 0.34 nm for gate-first transistors and 0.50 nm for gate-last transistors. Our ultra-scaled dielectrics hold significant promise for advanced semiconductor fabrication processes towards the angstrom era.