Dimensional Scaling Effect in Percolative Oxide Semiconductor Transistors.

Tseng, Robert; Kuo, Yi-Hou; Pan, Yi-Yu; Li, Zheng-Hong; Wang, Sung-Tsun; Chen, Ciao-Fen; Lo, Shun-Tsung; Chan, Yu-Cheng et al. · ACS Nano · 2026

basic_science · Level V

Where this comes from

Abstract

Percolation transport dominates the charge conduction in amorphous and polycrystalline semiconductors. This study identifies a dimensional scaling effect unique to transistors using percolative semiconductors as channel materials, where the materials' percolation threshold (<i>p</i><sub>c</sub>) exhibits a strong correlation with the transistor threshold voltage (<i>V</i><sub>T</sub>). We demonstrate that both parameters are fundamentally governed by the semiconductor channel geometry. By reducing channel thickness, width, or length, <i>p</i><sub>c</sub> is modulated because the availability of conductive pathways is constrained by the channel dimensions, directly driving the observed <i>V</i><sub>T</sub> shifts. A quantitative link between <i>p</i><sub>c</sub> and <i>V</i><sub>T</sub> is established through the percolation potential landscape visualized by scanning tunneling microscopy. The result reveals that the energy landscape is determined by the Fermi level, a characteristic of percolative channels, where device turn-on occurs as the Fermi level exceeds the potential barriers to form conductive pathways. This mechanism is confirmed by temperature-dependent transport measurements, where the extracted activation energies exhibit a strong geometric dependence consistent with the <i>p</i><sub>c</sub> and <i>V</i><sub>T</sub> shifts. This scaling effect appears consistently in both n-type In<sub>2</sub>O<sub>3</sub> and p-type SnO transistors, showing its universality across percolative semiconductors regardless of the carrier type. These findings demonstrate that transport in amorphous semiconductor devices is defined by percolation-governed transport rather than conventional electrostatics or quantum confinement, and establish geometry as a key design parameter for future amorphous electronics.