Unlocking the performance limits of 2T0C DRAM with Ω-shaped-gated single-crystal In<sub>2</sub>O<sub>3</sub> FETs.
basic_science · Level V
Where this comes from
- Record sourced from PubMed, PMID 42213832.
- Also identified by DOI 10.1126/sciadv.aec3934.
- No licence information is recorded for this record.
- Because redistribution is not established, this page shows the abstract only. Follow the links below for the full text.
Abstract
This study demonstrates high performance Ω-shaped-gated single-crystal In<sub>2</sub>O<sub>3</sub> field-effect transistors (Ω-SC In<sub>2</sub>O<sub>3</sub> FETs), which push the performance boundaries of oxide-based electronics. To showcase these capabilities in a demanding application, a capacitorless two-transistor (2T0C) dynamic random-access memory (DRAM) cell is fabricated based on Ω-SC In<sub>2</sub>O<sub>3</sub> FETs. Specifically, a high average field-effect mobility of 321.7 cm<sup>2</sup>/V·s with an on-off ratio above 10<sup>9</sup> and a steep subthreshold swing (SS) of 64.6 mV/dec are obtained for Ω-SC In<sub>2</sub>O<sub>3</sub> FETs due to the single-crystal In<sub>2</sub>O<sub>3</sub> channel as well as effectively enhanced electrostatic control of the Ω-shaped gate structure. The robust gate bias temperature stress stabilities, including positive and negative bias-temperature stresses, are achieved with a threshold voltage (<i>V</i><sub>TH</sub>) shift value of -121 and 41 mV for 10<sup>4</sup> s, respectively, which is attributed to low defect density. Moreover, the high-performance capacitorless 2T0C DRAM cell based on Ω-SC In<sub>2</sub>O<sub>3</sub> FETs is constructed, which presents long data retention of 10<sup>5</sup> s, ultrafast access speed of 5 ns, endurance of 10<sup>12</sup> cycles, and storage of 3 bits.