Thermal-Budget-Decoupled Integration of Freestanding Hafnium-Based Ferroelectric Dielectrics for van der Waals Memory Transistors.
basic_science · Level V
Where this comes from
- Record sourced from PubMed, PMID 42668432.
- Also identified by DOI 10.1002/adma.74847.
- No licence information is recorded for this record.
- Because redistribution is not established, this page shows the abstract only. Follow the links below for the full text.
Abstract
Ferroelectric memories have emerged as promising candidates for nonvolatile memory and neuromorphic computing owing to their capability for direct channel modulation through polarization switching. However, the high thermal budget required for synthesis and post-annealing processes hampers scalable integration and degrades interfacial quality. Here, we present a freestanding hafnium-based ferroelectric strategy that enables the fabrication of high-performance top-gate ferroelectric field-effect transistors (FeFETs) on van der Waals (vdW) MoS<sub>2</sub> channels at low temperatures without post-annealing. The freestanding Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub> (FS-HZO) FeFETs, featuring a metal-ferroelectric-metal-insulator-semiconductor (MFMIS) architecture, exhibit a pronounced anticlockwise normalized memory window of 0.56 V nm<sup>-1</sup>. They demonstrate proof-of-concept nonvolatile behavior with endurance exceeding 2 × 10<sup>3</sup> cycles, retention over 2 × 10<sup>3</sup> s, and stable operation up to 85°C, maintaining an on/off ratio of 10<sup>6</sup> and an extrapolated value of 10<sup>4</sup> after 10 years. Precise ferroelectric control of the MoS<sub>2</sub> channel conductance enables multilevel switching and synaptic plasticity, achieving high accuracy in image recognition tasks. This work provides a low-thermal-budget freestanding hafnium-based integration strategy and a device-level building block for future vdW FeFET arrays, offering a promising pathway toward energy-efficient compute-in-memory and neuromorphic architectures.